Hardware Design Engineer
Job Description
Hardware Design Engineer
\n
Location: Chicago, IL, USA
\n
Work Mode: Hybrid / Work from Office
\n
Experience: 5–7 Years
\n
Client: Teradyne
\n
Project Duration: 6 Months
\n
Position Overview
\n
We are seeking a hands-on Hardware Design Engineer with strong experience in digital and embedded hardware design, PCIe interfaces, power management, signal integrity, and board-level validation. The ideal candidate will own hardware development from schematic design through board bring-up, debugging, and functional verification.
\n
Key Responsibilities
\n
- \n
- Design and develop digital and embedded hardware, from concept and schematic capture through board bring-up and validation.
- Design and debug PCIe Gen1 interfaces, including reference clock distribution, AC coupling, lane routing constraints, link training, and eye/compliance testing.
- Develop low-voltage power architectures using buck converters and LDOs, including power sequencing and power-integrity verification.
- Perform signal-integrity reviews covering controlled impedance, termination, crosstalk, and return-path management.
- Design and validate precision analog and mixed-signal circuits, including ADC/DAC interfaces, sensor front ends, voltage references, and operational amplifiers.
- Use Cadence Allegro Design Entry HDL (Concept HDL) for schematic capture, symbol/library management, BOM preparation, and netlist handoff.
- Integrate and debug SPI, I²C, UART, USB, and GPIO interfaces.
- Execute board bring-up, functional testing, performance verification, and root cause analysis using oscilloscopes, logic analyzers, and protocol analyzers.
- Collaborate with PCB layout, firmware, and systems engineering teams on design reviews, DFM/DFT, component selection, and lifecycle management.
\n
\n
\n
\n
\n
\n
\n
\n
\n
\n
Required Qualifications
\n
- \n
- 5–7 years of hands-on digital and embedded hardware design experience.
- Practical PCIe Gen1 design and debugging experience.
- Strong understanding of low-voltage power design, power integrity, and signal integrity.
- Experience with analog/mixed-signal circuits and peripheral interfaces.
- Hands-on schematic capture experience with Cadence Concept HDL / Design Entry HDL.
- Experience with board bring-up, lab instrumentation, hardware debugging, and design validation.
- Strong troubleshooting, documentation, and cross-functional collaboration skills.
\n
\n
\n
\n
\n
\n
\n
\n
Preferred Candidate Profile
\n
An engineer who can independently design, bring up, validate, and debug hardware—not a candidate whose experience is limited to PCB layout, equipment maintenance, or electronics testing alone.
\n
\n
Regards
\n
Rohit