Application Specific Integrated Circuit Engineer
Job Description
Role: ASIC Verification Engineer
\n
Location: Allentown PA office or Carlsbad CA
\n
Duration: 12 Months
\n
\n
Key Job Responsibilities
\n
\n
Develop and implement Universal Verification Methodology (UVM) based verification environments.
\n
Create comprehensive verification plans at both block and system levels.
\n
Design and implement verification components including assertions, traffic generators, agents, and scoreboards.
\n
Collaborate with cross-functional teams to evaluate design testability and verification requirements.
\n
Lead debug efforts and provide solutions for complex technical challenges.
\n
Basic Qualifications
\n
\n
Bachelor's degree in Electrical Engineering or a related field.
\n
UVM Based testbench development.
\n
Experience in ASIC or SOC verification.
\n
Demonstrated experience in developing test plans and verification infrastructure.
\n
Practical knowledge of verification methodologies from block level to system level.
\n
Proficiency in System Verilog.
\n
Experience in identifying and resolving complex design and verification issues.
\n
Timing and gate level simulation experience.
\n
C coding for firmware delivery for post silicon bringup
\n
Preferred Qualifications
\n
\n
Bachelors/master's degree in electrical or communications engineering or a related field.
\n
Experience with formal verification techniques including abstraction and end-to-end checking.
\n
Experience with industry-standard tools and scripting languages (Python or Perl) for automation.
\n
System Verilog coding and debug.
\n
AI based CAD efficiency improvisation initiatives
\n
High speed serial protocols preferred UCIe, PCIE etc
\n
Analog debug experience including DAC/ADC & calibrations white-box verification.